

# **3.3V CMOS 16-BIT BUS TRANSCIEVER WITH 3-STATE OUTPUTS** AND BUS-HOLD

## **IDT74ALVCH162245**

### **FEATURES**:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps</li>
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- VCC =  $2.5V \pm 0.2V$
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

### **DRIVE FEATURES:**

- Balanced Output Drivers: ±12mA (A port)
- High Output Drivers: ±24mA (B port)

### **APPLICATIONS:**

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

## FUNCTIONAL BLOCK DIAGRAM


## **DESCRIPTION:**


This 16-bit bus transceiver is built using advanced dual metal CMOS technology. The ALVCH162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

The ALVCH162245 has series resistors in the device out-put structure of the "A" port which will significantly reduce line noise when used with light loads. This driver has been designed to drive ±12mA at the designated threshold levels. The "B" port has a ±24mA driver.

The ALVCH162245 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.





IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.


#### **INDUSTRIAL TEMPERATURE RANGE**

## AUGUST 2016

#### IDT74ALVCH162245 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

#### INDUSTRIAL TEMPERATURE RANGE

### **PIN CONFIGURATION**



TSSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Мах	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	DC Output Current	–50 to +50	mA
Ік	Continuous Clamp Current, Vi < 0 or Vi > Vcc	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	рF
Соит	Output Capacitance	Vout = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

### **PIN DESCRIPTION**

Pin Names Description					
xOE Output Enable Inputs (Active LOW)					
DIR	Direction Control Inputs				
xAx <sup>(1)</sup>	Side A Inputs or 3-State Outputs				
xBx <sup>(1)</sup>	Side B Inputs or 3-State Outputs				

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTION TABLE (EACH 8-BIT SECTION)(1)

Inp	outs	
xOE	xDIR	Outputs
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	Isolation

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Con	ditions	Min.	Тур. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	-	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V			_	0.7	V
		Vcc = 2.7V to 3.6V		-	_	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	—	_	±5	μA
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	-	-	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	±10	μA
Iozl	(3-State Output pins)		Vo = GND		-	±10	
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA			-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V			100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		-	0.1	40	μA
ΔICC	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other	inputs at Vcc or GND	-	-	750	μA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

# **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	- 75	_	_	μA
IBHL			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μA
IBHL			VI = 0.7V	45	_	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	_	±500	μA
Івніо							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

# **OUTPUT DRIVE CHARACTERISTICS (A PORT)**

Symbol	Parameter	Test Cor	nditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Iон = - 4mA	1.9	_	
			Iон = - 6mA	1.7	_	
		Vcc = 2.7V	Iон = - 4mA	2.2	_	
			Iон = - 8mA	2	_	
		Vcc = 3V	Iон = – 6mA	2.4	_	
			Іон = – 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		Vcc = 2.3V	IOL = 4mA	—	0.4	
			IOL = 6mA	—	0.55	
		Vcc = 2.7V	IOL = 4mA	—	0.4	
			IOL = 8mA		0.6	
		Vcc = 3V	IOL = 6mA	—	0.55	
			IOL = 12mA	_	0.8	

NOTE:

VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40°C to + 85°C.

## **OUTPUT DRIVE CHARACTERISTICS (B PORT)**

Symbol	Parameter	Test Cor	nditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Іон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Iон = - 6mA	2		
		Vcc = 2.3V	Іон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V	1	2.4	_	
		Vcc = 3V	Іон = - 24mA	2	—	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	—	0.2	V
		Vcc = 2.3V	IoL = 6mA	—	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3V	IoL = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

# **OPERATING CHARACTERISTICS**, TA = 25°C

			$VCC = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	23	30	рF
Cpd	Power Dissipation Capacitance Outputs disabled		4	5	

# SWITCHING CHARACTERISTICS (A PORT)<sup>(1)</sup>

		Vcc = 2.5	V ± 0.2V	Vcc = 2.7V		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<b>t</b> PLH	Propagation Delay	1	4.9	—	4.7	1	4.2	ns
<b>t</b> PHL	xBx to xAx							
tрzн	Output Enable Time	1	6.8	—	6.7	1	5.6	ns
tPZL	xOE to xAx							
tрнz	Output Disable Time	1	6.3	—	5.7	1	5.5	ns
tPLZ	xOE to xAx							
tsĸ(o)	Output Skew <sup>(2)</sup>	—	_	—	—		500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.

2. Skew between any two outputs of the same package and switching in the same direction.

# SWITCHING CHARACTERISTICS (B PORT)<sup>(1)</sup>

		Vcc = 2.5	5V ± 0.2V	Vcc = 2.7V		$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay	1	3.7	—	3.6	1	3	ns
<b>t</b> PHL	xAx to xBx							
tрzн	Output Enable Time	1	5.7	—	5.4	1	4.4	ns
tPZL	xOE to xBx							
tphz	Output Disable Time	1	5.2	—	4.6	1	4.1	ns
tPLZ	xOE to xBx							
tsk(o)	Output Skew <sup>(2)</sup>	_	—	—	—		500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.


2. Skew between any two outputs of the same package and switching in the same direction.

#### IDT74ALVCH162245 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

#### INDUSTRIAL TEMPERATURE RANGE

# TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
Vload	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vт	1.5	1.5	Vcc/2	V
Vlz	300	300	150	mV
Vнz	300	300	150	mV
CL	50	50	30	pF



#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


#### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

## **SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open




#### NOTES:


For tsκ(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.











#### Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

#### IDT74ALVCH162245 3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

### **ORDERING INFORMATION**



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>