

## FAST CMOS 20-BIT BUFFER

# IDT74FCT162827AT/CT

### FEATURES:


- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- VCC = 5V ±10%
- Balanced Output Drivers (±24mA)
- · Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C
- · Available in SSOP and TSSOP packages

### **DESCRIPTION:**

The FCT162827T 20-bit buffers are built using advanced dual metal CMOS technology. These 20-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. Two pair of NAND-ed output enable controls offer maximum control flexibility and are organized to operate the device as two 10-bit buffers or one 20-bit buffer. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162827T has balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times–reducing the need for external series terminating resistors. The FCT162827T is a plug-in replacement for the FCT16827T and ABT16827 for on-board interface applications.


### **FUNCTIONAL BLOCK DIAGRAM**



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### **INDUSTRIAL TEMPERATURE RANGE**

### **PIN CONFIGURATION**



SSOP/ TSSOP TOP VIEW

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to 7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND -0.5 to Vo		V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All device terminals except FCT162XXX Output and I/O terminals.

3. Outputs and I/O terminals for FCT162XXX.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

### **PIN DESCRIPTION**

Pin Names Description	
xŌĒx	Output Enable Inputs (Active LOW)
хАх	DataInputs
хҮх	3-State Outputs

### **FUNCTION TABLE(1)**

	Outputs		
xOE1	xOE2	хАх	хҮх
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z

NOTE:

1. H = HIGH voltage level

L = LOW voltage level

X = Don't care

Z = High-impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions	(1)	Min.	Тур. <sup>(2)</sup>	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	—	0.8	V
Ін	Input HIGH Current (Input pins) <sup>(4)</sup>	Vcc = Max.	VI = VCC	_	_	±1	μA
	Input HIGH Current (I/O pins) <sup>(4)</sup>	]		_	—	±1	
١L	Input LOW Current (Input pins) <sup>(4)</sup>	]	VI = GND	_	—	±1	
	Input LOW Current (I/O pins) <sup>(4)</sup>			_	—	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	—	±1	μA
Iozl	(3-State Output pins) <sup>(4)</sup>		Vo = 0.5V	_	—	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-80	-140	-250	mA
Vн	Input Hysteresis	_		_	100	-	mV
ICCL	Quiescent Power Supply Current	Vcc = Max		_	5	500	μA
Іссн		VIN = GND or VCC					
Iccz							

## **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Condit	Test Conditions <sup>(1)</sup>		Typ. <sup>(2)</sup>	Max.	Unit
IODL	Output LOW Current	$VCC = 5V$ , $VIN = VIH$ or $VIL$ , $VO = 1.5V^{(3)}$		60	115	200	mA
IODH	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VO = $1.5V^{(3)}$		-60	-115	-200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = –24mA	2.4	3.3	_	V
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min.	Iol = 24mA	_	0.3	0.55	V
		VIN = VIH or VIL					

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This test limit for this parameter is  $\pm 5\mu$ A at TA = -55°C.

## **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ VIN = 3.4V <sup>(3)</sup>		-	0.5	1.5	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open $x\overline{OE}1 = x\overline{OE}2 = GND$ One Input Toggling 50% Duty Cycle	Vin = Vcc Vin = GND	_	60	100	μΑ/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fi = 10MHz 50% Duty Cycle $x\overline{OE_1} = x\overline{OE_2} = GND$	VIN = VCC VIN = GND VIN = 3.4V VIN = GND	-	0.6	1.5 2.3	mA
		One Bit Toggling Vcc = Max. Outputs Open	VIN = VCC VIN = GND	-	3	5.5 <sup>(5)</sup>	
		fi = 2.5MHz 50% Duty_Cycle xOE1 = xOE2 = GND Twenty Bits Toggling	VIN = 3.4V VIN = GND	_	8	20.5 <sup>(5)</sup>	

#### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCPNCP/2 + fiNi)$ 

Icc = Quiescent Current (IccL, IccH and Iccz)

 $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT162	2827AT	FCT16	2827CT	
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
<b>t</b> PLH	Propagation Delay	CL = 50pF	1.5	8	1.5	3.7	ns
<b>t</b> PHL	xAx to xYx	RL = 500Ω					
		CL = 300pF <sup>(4)</sup>	1.5	15	1.5	7	]
		RL = 500Ω					
tpzh	Output Enable Time	CL = 50pF	1.5	12	.5	4.8	ns
tPZL	x <del>OE</del> x to xYx	RL = 500Ω					
		CL = 300pF <sup>(4)</sup>	1.5	23	1.5	9	1
		RL = 500Ω					
tphz	Output Disable Time	$CL = 5pF^{(4)}$	1.5	9	1.5	4	ns
tPLZ	xOEx to xYx	RL = 500Ω					
		CL = 50pF	1.5	10	1.5	4	1
		RL = 500Ω					
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	ns

#### NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

4. This limit is guaranteed but not tested.


## **TEST CIRCUITS AND WAVEFORMS**



#### Test Circuits for All Outputs



#### Set-up, Hold, and Release Times



#### **Propagation Delay**


# **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Pulse Width



#### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tr  $\leq$  2.5ns; tr  $\leq$  2.5ns.

## **ORDERING INFORMATION**



# **Datasheet Document History**

09/06/09 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>