

## FAST CMOS OCTAL BUS TRANSCEIVER (OPEN DRAIN)

## IDT74FCT621T/AT


### **FFATURFS**:

- · Std. and A grades
- Low input and output leakage ≤1µA (max.)
- · CMOS power levels
- · True TTL input and output compatibility:
  - -VOH = 3.3V (typ.)
  - -VOL = 0.3V (typ.)
- · Meets or exceeds JEDEC standard 18 specifications
- · Power off disable outputs permit "live insertion"
- · Available in SOIC package

## **DESCRIPTION:**

The IDT74FCT621T is an octal transceiver with non-inverting Open-Drain bus compatible outputs in both send and receive directions. The B bus outputs are capable of sinking 64mA providing very good capacitive drive characteristics. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


## **FUNCTIONAL BLOCK DIAGRAM**



 $IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. \\INDUSTRIAL TEMPERATURE RANGE$ 

NOVEMBER 2016

## **PIN CONFIGURATION**



SOIC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

### NOTE:

1. This parameter is measured at characterization but not tested.

## **PIN DESCRIPTION**

Pin Names	Description
GBA, GAB	Enable Inputs
A1 – A8	A Inputs or Open-drain Outputs
B1 – B8	B Inputs or Open-drain Outputs

## FUNCTION TABLE<sup>(1)</sup>

Enal	ole Inputs	
<u></u> GBA	GAB	Function
L	L	B data to A bus
Н	Н	A data to B bus
Н	L	OFF
L	Н	B data to A bus
		A data to B bus

## NOTE:

1. H = HIGH Voltage Level.

L = LOW Voltage Level.

OFF = HIGH if pull-up resistor is connected to Open-Drain output.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC =  $5.0V \pm 5\%$ 

Symbol	Parameter	Test Condi	Test Conditions <sup>(1)</sup>		Typ. <sup>(2)</sup>	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH Level	Guaranteed Logic HIGH Level		_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Іін	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = 2.7V		_	_	±1	μΑ
lıL	Input LOW Current <sup>(4)</sup>	Vcc = Max., VI = 0.5V		_	_	±1	μA
lı	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μΑ
Vik	Clamp Diode Voltage	Vcc = Min., IN= -18mA		_	-0.7	-1.2	V
Іон	Output HIGH Current	Vcc = Max. VIN = VIH or VIL	VoH = Vcc (Max.)	_	_	20	μΑ
Vol	Output LOW Voltage (B Bus)	VCC = Min. VIN = VIH or VIL	IOL = 64mA <sup>(3)</sup>	_	0.3	0.55	V
Vol	Output LOW Voltage (A Bus)	VCC = Min. VIN = VIH or VIL	IOL = 48mA <sup>(3)</sup>	_	0.3	0.5	V
loff	Input/Output Power Off Leakage <sup>(4)</sup>	Vcc = 0V, Vin or Vo - 4.5V		_	_	±1	μΑ
VH	Input Hysteresis	_		_	200	_	mV
lcc	Quiescent Power Supply Current	Vcc = max., Vin = GND or Vcc		_	0.01	1	mA

### NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. These are maximum lot values per output, for 8 outputs turned on simultaneously. Total maximum lot (all outputs) is 512mA for commercial and 384mA for military. Derate lot for number of outputs exceeding 8 turned on simultaneously.
- 4. The test limit for this parameter is  $\pm 5\mu A$  at  $T_A = -55$ °C.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		ı	0.5	2	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open GBA = GAB = GND or Vcc One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	I	0.15	0.25	mA/MHz
Ic	Total Power Supply Current <sup>(6,7)</sup>	Vcc = Max. Outputs Open GBA = GAB = GND or Vcc	VIN = VCC VIN = GND	ı	1.5	3.5	mA
		One Bit Toggling at fi =10MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	-	1.8	4.5	
		Vcc = Max. Outputs Open GBA = GAB = GND or Vcc	VIN = VCC VIN = GND	_	3	6 <sup>(5)</sup>	
		Eight Bits Toggling at fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	5	14 <sup>(5)</sup>	

#### NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$ 

Icc = Quiescent Current

 $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Input Frequency

Ni = Number of Inputs at fi

All currents are in milliamps and all frequencies are in megahertz.

7. This test is performed with outputs tied to GND through a pull-down resistor.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			IDT74FCT621T		IDT74FCT621AT		
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
<b>t</b> PLH	Propagation Delay, A to B	CL = 50pF	5.5	13	5.5	12	ns
<b>t</b> PHL		$R_L = 500\Omega$	1.5	8.5	1.5	6.8	
<b>t</b> PLH	Propagation Delay, B to A		5.5	12.5	5.5	12	ns
<b>t</b> PHL			1.5	8	1.5	6.4	
<b>t</b> PLH	Propagation Delay, GBA to A		5.5	14	5.5	13	ns
<b>t</b> PHL			1.5	8.5	1.5	6.8	
<b>t</b> PLH	Propagation Delay, GAB to B		5.5	14	5.5	13	ns
tphl			1.5	8	1.5	6.4	

### NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.


Octal Link

## TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs

Octal Link



Set-Up, Hold, and Release Times



Propagation Delay


## **SWITCH POSITION**


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.






Enable and Disable Times

### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

Octal Link

## ORDERING INFORMATION



# Datasheet Document History

10/10/2009	Pg. 6	Updated the ordering information by removing the "IDT" notation and non RoHS part.
10/22/2014	Pg. 6	Added Tape & Reel to ordering information.

11/26/2016 Pg. 6 Updated ordering information diagram temperature symbol, removed tray and created Green option in greater detail.

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/