- 400-MHz Differential Clock Source for Direct Rambus Memory Systems for an 800-MHz Data Transfer Rate
- Operates From Two (3.3-V and 1.80-V)
   Power Supplies With 180 mW (Typ) at 400
   MHz Total
- Packaged in a Thin Shrink Small-Outline Package (PW)
- External Crystal Required for Input


#### **PW PACKAGE** (TOP VIEW) V<sub>DDP</sub> □ 16 □ S0 GNDP □ 2 15 $\square$ $\vee_{DD}$ XOUT I 14 ☐ GND 13 XIN $\square$ ☐ CLK $V_{DDL} \square$ 12 □ CLKB LCLK $\square$ 6 11 ☐ GND $\square$ $V_{DD}$ 10 GNDL □ 8 9 S1 🗆 □ S2

#### description

The Direct Rambus clock generator – lite (DRCG-Lite) is an independent crystal clock generator. It performs clock multiplication using PLL, sourced by an internal crystal oscillator. It provides one differential, high-speed Rambus channel compatible output pair. Also, one single-ended output is available to deliver 1/2 of the crystal frequency. The Rambus channel operates at up to 400 MHz with an option to select 300 MHz as well. The desired crystal is a 18.75-MHz crystal in a series resonance fundamental application.

The CDCR61A is characterized for operation over free-air temperatures of 0°C to 85°C.

### functional block diagram



#### **BUSCLK FREQUENCY SETTINGS**

S0	M (PLL MULTIPLIER)
0	16
1 or Open	64/3

#### **FUNCTION TABLE**

$V_{DDP}$	S1	S2	MODE	CLK	CLKB	LCLK
ON	0	0	Normal	CLK	CLKB	XIN divided by 2
ON	1	1	Normal	CLK	CLKB	XIN divided by 2
ON	0	1	Test	Divided by 2	Divided by 2	XIN divided by 2
ON	1	0	Test	Divided by 4	Divided by 4	XIN divided by 2
0 V	0	0	Test	XIN	XIN (invert)	XIN divided by 2
0 V	1	1	Test	XIN	XIN (invert)	XIN divided by 2
0 V	0	1	Test	XIN divided by 2	XIN (invert) divided by 2	XIN divided by 2
0 V	1	0	Test	XIN divided by 4	XIN (invert) divided by 4	XIN divided by 2



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Direct Rambus and Rambus are trademarks of Rambus Inc.



#### **Terminal Functions**

TERMINA	AL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CLK	13	0	Output clock, connect to Rambus channel
CLKB	12	0	Output clock (complement), connect to Rambus channel
GNDP, GNDL, GND	2, 7, 11, 14		Ground
LCLK	6	0	LVCMOS output, 1/2 of crystal frequency
S0, S1, S2	16, 8, 9	I	LVTTL level logic select terminal for function selection
$V_{DD}$	10, 15		Power supply, 3.3 V
V <sub>DDP</sub>	1		Power supply for PLL, 3.3 V (0 V for Test mode)
$V_{DDL}$	5		Power supply for LCLK, 1.8 V
XIN	4	ı	Reference crystal input
XOUT	3	0	Reference crystal feedback

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> or V <sub>DDP</sub> (see Note 1)	
Supply voltage range, V <sub>DDL</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> , at any output terminal (CLK, CLKB).	55
Output voltage range, V <sub>O</sub> , at any output terminal (CEIK, CEIK).	
ESD rating (MIL-STD 883C, Method 3015)	
Continuous total power dissipation	see Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 85°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C‡	T <sub>A</sub> = 85°C POWER RATING
PW	1400 mW	11 mW/°C	740 mW

<sup>&</sup>lt;sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



## recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>		3	3.3	3.6	V	
LCLK supply voltage, V <sub>DDL</sub>		1.7	1.8	2.1	V	
Low level input voltage. Vu	S0			0.35×V <sub>DD</sub>	V	
Low-level input voltage, VIL	S1, S2			0.35×V <sub>DD</sub>	V	
High level input voltage V	S0	0.65×V <sub>DD</sub>			V	
High-level input voltage, vIH	S1, S2	0.65×V <sub>DD</sub>			V	
Internal pullup recietanes	S0	10	55	100	kΩ	
internal pullup resistance	S1, S2	90	145	250	K12	
Lour lovel output output	CLK, CLKB			16	mA	
ow-level input voltage, V <sub>IL</sub> ligh-level input voltage, V <sub>IH</sub> nternal pullup resistance  ow-level output current, I <sub>OL</sub> ligh-level output current, I <sub>OH</sub> nput frequency at crystal input  nput capacitance (CMOS), C <sub>I</sub> †	LCLK			10	ША	
High lovel cutout current land	CLK, CLKB			-16	A	
High-level output current, IOH	LCLK			-10	mA	
Input frequency at crystal input		14.0625	18.75		MHz	
Innuit consistence (CMOS) C †	S0, S1, S2			2.5	~F	
input capacitance (CiviOS), C[1	XIN, XOUT			20	pF	
Operating free-air temperature, TA		0		85	°C	

 $<sup>^\</sup>dagger$  Capacitance measured at f = 1 MHz, dc bias = 0.9 V, and  $V_{AC}$  < 100 mV

## timing requirements

	MIN	MAX	UNIT
Clock cycle time, t(cycle)	2.5	3.7	ns
Input slew rate, SR	0.5	4	V/ns
State transition latency (V <sub>DDX</sub> or S0 to CLKs – normal mode), t <sub>(STL)</sub>		3	ms

# crystal specifications

	MIN	MAX	UNIT
Frequency	14.0625	18.75	MHz
Frequency tolerance (at 25°C ±3°C)	-15	15	ppm
Equivalent resistance (C <sub>L</sub> = 10 pF)		100	Ω
Temperature drift (–10°C to 75°C)		10	ppm
Drive level	0.01	1500	μW
Motional inductance	20.7	25.3	mH
Insulation resistance	500		$M\Omega$
Spurious attenuation ratio (at frequency ±500 kHz)	3		dB
Overtone spurious	8		dB

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT	
V <sub>O(X)</sub>	Differential crossing-point o	utput voltage	See Figures 1 and 7	See Figures 1 and 7			1.85	V	
VO(PP)	Peak-to-peak output voltag single ended	V <sub>OH</sub> – V <sub>OL</sub> ,	See Figure 1	0.4		0.7	V		
VIK	Input clamp voltage		$V_{DD} = 3 V$ ,	I <sub>I</sub> = -18 mA			-1.2	V	
R <sub>I</sub>	Input resistance	XIN, XOUT	$V_{DD} = 3.3 \text{ V},$	$V_I = V_O$		>50		kΩ	
		XOUT	$V_{DD} = 3.3 \text{ V},$	V <sub>O</sub> = 2 V		•	27	mA	
I <sub>IH</sub>	High-level input current	S0	$V_{DD} = 3.6 V,$	$V_I = V_{DD}$		•	10	^	
		S1, S2	$V_{DD} = 3.6 \text{ V},$	$V_I = V_{DD}$			10	μΑ	
		XOUT	$V_{DD} = 3.3 \text{ V},$	VO = 0 V			-5.7	mA	
IIL	Low-level input current	S0	$V_{DD} = 3.6 \text{ V},$	V <sub>I</sub> = 0 V	-30		-100	^	
		S1, S2	$V_{DD} = 3.6 \text{ V},$	V <sub>I</sub> = 0 V	-10		-50	μΑ	
			See Figure 1				2.1		
V	High lavel autout valtage	CLK, CLKB	V <sub>DD</sub> = min to max,	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 0.1 V			V	
VOH	High-level output voltage		V <sub>DD</sub> = 3 V,	I <sub>OH</sub> = -16 mA	2.2			V	
		LCLK	V <sub>DDL</sub> = min to max,	I <sub>OH</sub> = - 10 mA	V <sub>DDL</sub> – 0.45 V		$V_{DDL}$		
.,			See Figure 1		1				
	Lave lavel and and reliance	CLK, CLKB	V <sub>DD</sub> = min to max,	I <sub>OL</sub> = 1 mA			0.1	V	
VOL	Low-level output voltage		V <sub>DD</sub> = 3 V,	I <sub>OL</sub> = 16 mA			0.5		
		LCLK	V <sub>DDL</sub> = min to max,	I <sub>OL</sub> = 10 mA	0		0.45		
			V <sub>DD</sub> = 3.135 V,	V <sub>O</sub> = 1 V	-32	<b>-</b> 52			
		CLK, CLKB	V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V		<b>–</b> 51		mA	
Lance	High lavel autout augrent		V <sub>DD</sub> = 3.465 V,	V <sub>O</sub> = 3.135 V		-14.5	-21		
ЮН	High-level output current		V <sub>DDL</sub> = 1.7 V,	V <sub>O</sub> = 0.5 V	-11	-26			
		LCLK	V <sub>DDL</sub> = 1.8 V,	$V_0 = 0.9 V$		-28			
			$V_{DDL} = 2.1 V$ ,	V <sub>O</sub> = 1.6 V		-24.5	-35		
			$V_{DD} = 3.135 \text{ V},$	V <sub>O</sub> = 1.95 V	43	61.5			
		CLK, CLKB	$V_{DD} = 3.3 V,$	V <sub>O</sub> = 1.65 V		65			
la	Low-level output current		V <sub>DD</sub> = 3.465 V,	V <sub>O</sub> = 0.4 V		25.5	36	mA	
IOL	Low-level output current		V <sub>DDL</sub> = 1.7 V,	V <sub>O</sub> = 1.2 V	11	27		IIIA	
		LCLK	V <sub>DDL</sub> = 1.8 V,	V <sub>O</sub> = 0.9 V		30			
			V <sub>DDL</sub> = 2.1 V,	V <sub>O</sub> = 0.5 V		28	38	1	
rОН	High-level dynamic output r	esistance§	$\Delta I_{O}$ – 14.5 mA to $\Delta I_{O}$	– 16.5 mA	12	25	40	Ω	
r <sub>OL</sub>	Low-level dynamic output re	esistance§	$\Delta l_{O}$ + 14.5 mA to $\Delta l_{O}$	+ 16.5 mA	12	17	40	Ω	
Co	Output capacitance	CLK, CLKB					3	nE.	
CO	Output capacitance	LCLK					3	pF	



<sup>†</sup>  $V_{DD}$  refers to any of the following;  $V_{DD}$ ,  $V_{DDL}$ , and  $V_{DDP}$  ‡ All typical values are at  $V_{DD} = 3.3$  V,  $V_{DDL} = 1.8$  V,  $V_{DDL} = 25^{\circ}$ C. §  $v_{DD} = 4.0$  Vo/ $v_{DD}$ 

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
I <sub>DD</sub>	Static supply current	Outputs high or low (VDDP = 0 V)			6.5	mA
I <sub>DDL</sub>	Static supply current (LVCMOS)	Outputs high or low (VDDP = 0 V)			50	μΑ
IDD(NORMAL)	Cupality authorst in normal state	300 MHz			39	mA
	Supply current in normal state	400 MHz			50	mA
IDDL(NORMAL)	Supply current in normal state (LVCMOS)	400 MHz			8	mA

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup> MAX	UNIT
t(cycle)	Clock cycle time (CLK, CLKB)			2.5	3.7	ns
4.	Total jitter over 1, 2, 3, 4, 5, or 6	300 MHz	Can Figure 2		140	
<sup>t</sup> cj	clock cycles‡	400 MHz	See Figure 3		100	ps
<b>+</b>	Long-term jitter	300 MHz	See Figure 4		400	
<sup>t</sup> j∟	Long-term jitter	400 MHz	- See Figure 4		300	ps
t <sub>DC</sub>	Output duty cycle over 10,000 cycles		See Figure 5	45%	55%	
t	Output cycle-to-cycle duty cycle error	300 MHz	See Figure 6		70	
<sup>t</sup> DC,ERR	Output cycle-to-cycle duty cycle error	400 MHz	See Figure 6		55	ps
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (measured at 20%-80% of output voltage)#	CLK, CLKB	See Figure 9,	160	400	ps
Δt	Difference between rise and fall times device (20%–80%) $ t_f - t_r ^\#$	on a single	See Figure 9,		100	ps
t <sub>c(LCLK)</sub>	Clock cycle time (LCLK)			106.6	142.2	ns
t(cj)	LCLK cycle jitter§		See Figure 11	-0.2	0.2	ns
t(cj10)	LCLK 10-cycle jitter§¶		See Figure 11	-1.3 t <sub>(Cj)</sub>	1.3 t <sub>(cj)</sub>	ns
tDC	Output duty cycle	LCLK		40%	60%	
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (measured at 20%-80% of output voltage)	LCLK	See Figure 9		1	ns
	DI Licen hear desidab		f <sub>mod</sub> = 50 kHz		-3	- dB
	PLL loop bandwidth		f <sub>mod</sub> = 8 MHz	-20		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> V<sub>DD</sub> refers to any of the following; V<sub>DD</sub>, V<sub>DDL</sub>, and V<sub>DDP</sub> ‡ All typical values are at V<sub>DD</sub> = 3.3 V, V<sub>DDL</sub> = 1.8 V, T<sub>A</sub> = 25°C.


<sup>&</sup>lt;sup>‡</sup> Output short-term jitter specification is peak-to-peak (see Figure 9).

<sup>§</sup> LCLK cycle jitter and 10-cycle jitter are defined as the difference between the measured period and the nominal period.

<sup>¶</sup>LCLK 10-cycle jitter specification is based on the measured value of LCLK cycle jitter.


<sup>#</sup> V<sub>DD</sub>= 3.3 V

#### PARAMETER MEASUREMENT INFORMATION




NOTE A: These capacitors represent parasitic capacitance. No discrete capacitors are used on the test board during device characterization.

Figure 1. Test Load and Voltage Definitions (V<sub>O(STOP)</sub>, V<sub>O(X)</sub>, V<sub>O</sub>, V<sub>OH</sub>, V<sub>OL</sub>)




Cycle-to-cycle jitter =  $|t_{C1} - t_{C2}|$  over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



 $t_{C(i)}$  = nominal expected time Cycle-to-cycle jitter =  $|t_{C(i)} - t_{C(i+1)}|$  over 10000 consecutive cycles

Figure 3. Short-Term Cycle-to-Cycle Jitter over 2, 3, 4, or 6 Cycles



 $t_{jL} = |t_{(cycle), max} - t_{(cycle), min}|$  over 10000 consecutive cycles

Figure 4. Long-Term Jitter



#### PARAMETER MEASUREMENT INFORMATION




Figure 5. Output Duty Cycle




Figure 6. Duty Cycle Error (Cycle-to-Cycle)




Figure 7. Crossing-Point Voltage




Figure 8. LCLK Test Load Circuit and Voltage Waveform for CLK/CLKB and LCLK

#### PARAMETER MEASUREMENT INFORMATION




Figure 10. LCLK Jitter

www.ti.com 15-Aug-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CDCR61APW	LIFEBUY	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKR61A	
CDCR61APWR	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKR61A	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCR61APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Ì	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CDCR61APWR	TSSOP	PW	16	2000	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CDCR61APW	PW	TSSOP	16	90	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated