

# **DLPR910 Configuration PROM**

#### 1 Features

- Pre-programmed Xilinx® PROM configures the DLPC910 DMD digital controller
- I/O pins compatible with 1.8 V to 3.3 V
- 1.8 V core supply voltage
- -40°C to 85°C operating temperature range

## 2 Applications

- Lithography
  - Direct Imaging
  - Flat Panel Display
  - Printed Circuit Board Manufacturing
- Industrial
  - 3D Printing
  - 3D Scanners for Machine Vision
  - Quality Control
- Displays
  - 3D Imaging
  - Intelligent and Adaptive Lighting
  - Augmented Reality and Information Overlay

## 3 Description

The DLPR910 device is a programmed PROM used to properly configure the DLPC910 DLPC910ZYR Controller to operate four different digital micromirror (DMD) options: the DLP9000X, DLP9000XUV, and the DLP6500 family (S600 and Type A packages). The firmware in this device enables the DLPC910 DLPC910ZYRController to provide system data throughput rates up to 61 Gigabits per second (Gbps) for the DLP9000X and DLP9000XUV, and up to 24 Gbps for the DLP6500 family, with the options for random row addressing and Load4 capabilities.

Get started with TI DLP® light-control technology page to learn how to get started with the DLPC410ZYR. The DLP advanced light control resources on ti.com accelerate time to market, which include evaluation modules, reference designs, optical modules manufacturers, and DLP design network partners.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DLPR910	DSBGA (48)	8.00 mm × 9.00 mm × 1.20 mm

For all available packages, see the orderable addendum at the end of the data sheet.




Figure 3-1. Simplified Application



## **Table of Contents**

1 Features	1 7.4 Device Functional Modes	8
2 Applications	1 8 Application and Implementation	10
3 Description	1 8.1 Application Information	10
4 Revision History	2 8.2 Typical Application	10
5 Pin Configuration and Functions		12
6 Specifications	5 10 Layout	12
6.1 Absolute Maximum Ratings	5 10.1 Layout Guidelines	12
6.2 ESD Ratings	5 11 Device and Documentation Support	13
6.3 Recommended Operating Conditions	5 11.1 Device Support	13
6.4 Thermal Information	5 11.2 Documentation Support	14
6.5 Electrical Characteristics	5 11.3 Receiving Notification of Documentation Update	s <mark>14</mark>
6.6 Supply Voltage Requirements for Power-On	11.4 Support Resources	14
Reset and Power-Down	6 11.5 Trademarks	14
6.7 Timing Requirements		
7 Detailed Description	<mark>7</mark> 11.7 Glossary	14
7.1 Overview		
7.2 Functional Block Diagram	7 Information	14
7.3 Feature Description		
NOTE: Page numbers for previous revisions may  Changes from Revision C (September 2019) to	Revision D (December 2021)	Page
Changes from Revision C (September 2019) to		
Changes from Revision C (September 2019) to Updated the numbering format for tables, figur Changes from Revision B (November 2016) to	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)	1
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figur  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options	Pressure of the Revision D (December 2021)  Res, and cross-references throughout the document	1 Page
<ul> <li>Changes from Revision C (September 2019) to</li> <li>Updated the numbering format for tables, figure</li> <li>Changes from Revision B (November 2016) to</li> <li>Changed "three" to "four different DMD options</li> <li>Added DLP9000XUV</li> </ul>	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  Fig	Page
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  s"  from v2.18	1 Page11
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  Fig	Page11
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options Added DLP9000XUV	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  s"  from v2.18	Page1111
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  s"	Page1167
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  Fig.  from v2.18	Page116710
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV	Revision D (December 2021)  res, and cross-references throughout the document  Revision C (September 2019)  Fig	Page1671010
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not	Revision D (December 2021)  res, and cross-references throughout the document	Page167101113
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not  Changed Device Markings image	Revision D (December 2021)  res, and cross-references throughout the document	Page16710101313
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not  Changed Device Markings image	Revision D (December 2021)  res, and cross-references throughout the document	Page16710101313
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not  Changed Device Markings image  Added DLP9000XUV datasheet  Changes from Revision A (October 2015) to Revision A	Revision D (December 2021)  res, and cross-references throughout the document	Page167101313
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not  Changed Device Markings image  Added DLP9000XUV datasheet  Changes from Revision A (October 2015) to Revision A Related Documentation to include added and the sum of the	Revision D (December 2021)  res, and cross-references throughout the document	Page1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not  Changed Device Markings image  Added DLP9000XUV datasheet  Changes from Revision A (October 2015) to Revision A Related Documentation to include added and the sum of the	Revision D (December 2021)  res, and cross-references throughout the document	Page1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Updated table to indicate DLP9000XUV is not  Changed Device Markings image  Added DLP9000XUV datasheet  Changes from Revision A (October 2015) to Revision A long additional support	Revision D (December 2021)  res, and cross-references throughout the document	1
Changes from Revision C (September 2019) to  Updated the numbering format for tables, figure  Changes from Revision B (November 2016) to  Changed "three" to "four different DMD options  Added DLP9000XUV  Updated Xilinx reference doc to revision v2.19  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Added DLP9000XUV  Changed Device Markings image  Added DLP9000XUV datasheet  Changes from Revision A (October 2015) to Re  Updated Related Documentation to include add  Update document to include additional support  Added typical application schematic for newly	Revision D (December 2021)  res, and cross-references throughout the document	1

Submit Document Feedback

Page

Updated device from Product Preview to Production Data ......

Changes from Revision \* (September 2015) to Revision A (October 2015)



# **5 Pin Configuration and Functions**




Figure 5-1. YVA Package 48-Pin DSBGA Top View

Table 5-1. Pin Functions

F	PIN	TYPE(1)	DESCRIPTION				
NAME NO.		ITPE\''	DESCRIPTION				
GND	A1	G	Ground				
GND	A2	G	Ground				
OE/ RESET	А3	I/O	Output Enable/ RESET (Open-Drain I/O). When Low, this input holds the address counter reset and the DATA and CLKOUT outputs are placed in a high-impedance state. This is a bidirectional open-drain pin that is held Low while the PROM completes the internal power-on reset sequence. Polarity is not programmable. Pin must be pulled High using an external 4.7-kΩ pull-up to V <sub>CCO</sub> .				
DNC	A4	_	Do Not Connect. Leave unconnected.				
D6	A5	_	Do Not Connect. Leave unconnected.				
D7	A6	_	Do Not Connect. Leave unconnected.				
V <sub>CCINT</sub>	B1	Р	Positive 1.8-V supply voltage for internal logic.				
V <sub>CCO</sub>	B2	Р	Positive 3.3-V and 1.8-V supply voltage connected to the output voltage drivers and internal buffers.				
CLK	В3	I	Configuration clock input. Each rising edge on the CLK input increments the internal address counter. Pin must be pulled High and Low using an external 100- $\Omega$ pull-up to $V_{\text{CCO}}$ and an external 100- $\Omega$ pull-down to Ground. Place resistors close to pin.				
CE	B4	1	Chip Enable Input. When $\overline{\text{CE}}$ is High, the device is put into low-power standby mode, the address counter is reset, and the DATA and CLKOUT outputs are placed in a high impedance state. <b>Pin must be pulled High using an external 4.7-kΩ pull-up to V</b> <sub>CCO</sub> .				
D5	B5	_	Do Not Connect. Leave unconnected.				
GND	B6	G	Ground				
BUSY	C1	_	Do Not Connect. Leave unconnected.				
CLKOUT	C2	_	Do Not Connect. Leave unconnected.				
DNC	C3	_	Do Not Connect. Leave unconnected.				
DNC	C4	_	Do Not Connect. Leave unconnected.				



## **Table 5-1. Pin Functions (continued)**

IN		ble 5-1. Pin Functions (continued)			
NO.	TYPE <sup>(1)</sup>	DESCRIPTION			
C5	_	Do Not Connect. Leave unconnected.			
C6	Р	Positive 3.3-V and 1.8-V supply voltage connected to the output voltage drivers and internal buffers.			
D1	ı	Configuration pin. The $\overline{\text{CF}}$ pin must be pulled High using an external 4.7-k $\Omega$ pull-up to $V_{\text{CCO}}$ . Selects serial mode configuration.			
D2	_	Do Not Connect. Leave unconnected.			
D3	_	Do Not Connect. Leave unconnected.			
D4	_	Do Not Connect. Leave unconnected.			
D5	_	Do Not Connect. Leave unconnected.			
D6	Р	Positive 3.3-V and 1.8-V supply voltage connected to the output voltage drivers and internal buffers.			
E1	Р	Positive 1.8-V supply voltage for internal logic.			
E2	I	JTAG Mode Select Input. TMS has an internal 50-k $\Omega$ resistive pull-up to $V_{CCJ}$ .			
E3	_	Do Not Connect. Leave unconnected.			
E4	_	Do Not Connect. Leave unconnected.			
E5	_	Do Not Connect. Leave unconnected.			
E6	0	JTAG Serial Data Output. TDO has an internal 50-kΩ resistive pull-up to V <sub>CCJ</sub> .			
F1	G	Ground			
F2	_	Do Not Connect. Leave unconnected.			
F3	_	Do Not Connect. Leave unconnected.			
F4	_	Do Not Connect. Leave unconnected.			
F5	G	Ground			
F6	G	Ground			
G1	I	JTAG Serial Data Input. TDI has an internal 50k-Ω resistive pull-up to V <sub>CCJ</sub> .			
G2	_	Do Not Connect. Leave unconnected.			
G3	I	Revision Select [1:0] Inputs. When the EN_EXT_SEL is Low, the Revision Select pins			
G4	ı	are used to select the design revision to be enabled. The Revision Select [1:0] inputs have an internal $50$ -k $\Omega$ resistive pull-up to $V_{CCO}$ . The REV_SEL0 pin must be pulled Low using an external 4.7-k $\Omega$ pull-down to Ground. The REV_SEL1 pin must be pulled Low using an external 4.7-k $\Omega$ pull-down to Ground.			
G5	Р	Positive 3.3-V and 1.8-V supply voltage connected to the output voltage drivers and internal buffers.			
G6	Р	Positive 1.8-V supply voltage for internal logic.			
H1	G	Ground			
H2	Р	Positive 3.3-V JTAG I/O supply voltage connected to the TDO output voltage driver and TCK, TMS and TDI input buffers.			
H3	1	JTAG Clock Input. This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.			
H4	1	External Selection Input. $\overline{\text{EN}}$ EXT_SEL has an internal 50-k $\Omega$ resistive pull- up to $V_{CCO}$ . The $\overline{\text{EN}}$ pin must be connected to Ground.			
H5	_	Do Not Connect. Leave unconnected.			
H6	0	DATA output pin to provide data for configuring the DLPC910 in serial mode.			
	C5 C6 D1 D2 D3 D4 D5 D6 E1 E2 E3 E4 E5 E6 F1 F2 F3 F4 F5 F6 G1 G2 G3 G4 G5 G6 H1 H2 H3 H4 H5	NO.  C5 —  C6 P  D1 I  D2 —  D3 —  D4 —  D5 —  D6 P  E1 P  E2 I  E3 —  E4 —  E5 —  E6 O  F1 G  F2 —  F3 —  F4 —  F5 G  F6 G  G1 I  G2 —  G3 I  G4 I  G5 P  H1 G  H2 P  H3 I  H4 I  H5 —			

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output



## **6 Specifications**

For complete electrical and mechanical specifications of the DLPR910, see the XCF16P product specification listed in *Related Documentation*.

## 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (see (1) (2))

			MIN	MAX	UNIT
V <sub>CCINT</sub>	Internal supply voltage	Relative to ground	-0.5	2.7	V
V <sub>CCO</sub>	I/O supply voltage	Relative to ground	-0.5	4.0	V
V	Input voltage with respect to ground	V <sub>CCO</sub> < 2.5 V	-0.5	3.6	V
V <sub>IN</sub>	Input voltage with respect to ground	V <sub>CCO</sub> ≥ 2.5 V	-0.5	3.6	V
V	Valtage applied to high impedance output	V <sub>CCO</sub> < 2.5 V	-0.5	3.6	V
V <sub>TS</sub>	Voltage applied to high-impedance output	V <sub>CCO</sub> ≥ 2.5 V	-0.5	3.6	V
TJ	Junction temperature			125	°C
T <sub>stg</sub>	Storage temperature, ambient		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> (1)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)	2000	V

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CCINT</sub>	Internal voltage supply		1.65	1.8	2.0	V
V <sub>CCO</sub>	Supply voltage for output drivers	3.3-V operation	3.0	3.3	3.6	V
V <sub>IL</sub>	Low-level input voltage	3.3-V operation	0		0.8	V
V <sub>IH</sub>	High-level input voltage	3.3-V operation	2.0		3.6	V
Vo	Output voltage	·	0		V <sub>CCO</sub>	V
t <sub>IN</sub>	Input signal transition time (measure	d between 10% V <sub>CCO</sub> and 90% V <sub>CCO</sub> )			500	ns
T <sub>A</sub>	Operating ambient temperature		-40		85	°C

### 6.4 Thermal Information

Refer to the XCF16P product specifications.

#### 6.5 Electrical Characteristics

Refer to the XCF16P product specifications at www.xilinx.com.

<sup>(2)</sup> Maximum DC undershoot below GND must be limited to either 0.5 V or 10 mA. During transitions, the device pins can undershoot to -2 V or overshoot to 7 V, provided this overshoot or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

<sup>(2)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.



## 6.6 Supply Voltage Requirements for Power-On Reset and Power-Down

(see (1))

		MIN	MAX	UNIT
t <sub>VCC</sub>	V <sub>CCINT</sub> rise time from 0 V to nominal voltage <sup>(2)</sup>	0.2	50	ms
V <sub>CCPOR</sub>	POR threshold for V <sub>CCINT</sub> supply	0.5	-	V
t <sub>OER</sub>	OE/ RESET release delay following POR (3)	0.5	30	ms
V <sub>CCPD</sub>	Power-down threshold for V <sub>CCINT</sub> supply		0.5	V
t <sub>RST</sub>	Time required to trigger a device reset when the $V_{\text{CCINT}}$ supply drops below the maximum $V_{\text{CCPD}}$ threshold	10		ms

- (1) V<sub>CCINT</sub>, V<sub>CCO</sub>, and V<sub>CCJ</sub> supplies can be applied in any order.
- (2) At power-up, the device requires the V<sub>CCINT</sub> power supply to monotonically rise to the nominal operating voltage within the specified t<sub>VCC</sub> rise time. If the power supply cannot meet this requirement, then the device might not perform power-on-reset properly. See Platform Flash PROM Power-Up Requirements, in the Xilinx XCF16P (v2.19) Product Specification for more information.
- (3) If the V<sub>CCINT</sub> and V<sub>CCO</sub> supplies do not reach their respective recommended operating conditions before the OE/ RESET pin is released, then the configuration data from the PROM is not available at the recommended threshold levels. The configuration sequence must be delayed until both V<sub>CCINT</sub> and V<sub>CCO</sub> have reached their recommended operating conditions.

### **6.7 Timing Requirements**

Refer to the XCF16P product specifications at www.xilinx.com.

Submit Document Feedback

## 7 Detailed Description

### 7.1 Overview

The configuration bit stream stored in the DLPR910 device supports reliable operation of the DLPC910 device with the DLP9000X and DLP9000XUV DMDs, or the DLP6500 family of DMDs. The DLPC910 digital controller loads this configuration bit stream from the DLPR910 device.

## 7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram

### 7.3 Feature Description

#### 7.3.1 Data Interface

#### 7.3.1.1 Data Outputs

The DLPR910 device is configured for serial mode operation, where D0 is the data output pin. D0 output pin provides a serial connection to the DLPC910 controller, where the configuration is read out by the DLPC910 controller.

#### 7.3.1.2 Configuration Clock Input

The configuration CLK is connected to the DLPC910 controller in Primary Serial mode, where the DLPC910 controller provides the clock pulses to read the configuration from the DLPR910 device.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

#### 7.3.1.3 Output Enable and Reset

When the OE/  $\overline{\text{RESET}}$  input is held low, the address counter is reset and the Data (D0) and CLKOUT outputs are placed in high-impedance state. **OE/**  $\overline{\text{RESET}}$  must be pulled High using an external 4.7-k $\Omega$  pull-up to  $V_{\text{CCO}}$ .

#### 7.3.1.4 Chip Enable

The  $\overline{\text{CE}}$  input is asserted by the DLPC910 controller to enable the Data (D0) and CLKOUT outputs. When  $\overline{\text{CE}}$  is held high, the DLPR910 device address counter is reset, and the Data and CLKOUT outputs are placed in high-impedance states.

#### 7.3.1.5 Configuration Pulse

The DLPR910 device is configured in serial mode when it holds configuration pulse pin,  $\overline{CF}$ , high and it enables the  $\overline{CE}$  and OE pins. New data is available a short time after each rising clock edge.

#### 7.3.1.6 Revision Selection

The device uses the REV\_SEL0, REV\_SEL1, and EN\_EXT\_SEL signals to select a revision to act as the default. Setting all three signals to GND defaults to revision 0 for simple DLPR910 device setup.

#### 7.4 Device Functional Modes

To successfully program the DLPC910 controller upon power-up, the DLPR910 device must be configured and connected to the DLPC910 controller as shown in Figure 7-2.

Submit Document Feedback




Figure 7-2. DLPC910 and DLPR910 Connection Schematic



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The DLPR910 device configuration PROM ships pre-programmed with configuration code for the DLPC910 controller. Upon power-up, the DLPC910 controller and the DLPR910 device connect to enable configuration information to be sent from the DLPR910 device to the DLPC910 controller, such that the DLPC910 controller can configure itself for proper operation within the application. Without the DLPR910 device properly connected to the DLPC910 controller in the application system, the DLPC910 controller does not boot and the system remains inoperable.

### 8.2 Typical Application

A typical use case for a high speed lithography application is shown in Figure 8-1 and in Figure 8-2. Both applications offer continuous run of printing by changing the digitally created patterns without stopping the imaging head. The DLPR910 prom configures the DLPC910 digital controller to reliably operate with the DLP9000X and DLP9000XUV DMDs, or the DLP6500 DMDs. These chipset combinations provide an ideal back-end imager that takes in digital images at 2560 × 1600 and 1920 x 1080 in resolution to achieve speeds greater than 61 Gigabits per second (Gbps) and 24 Gbps respectively. For complete details of this typical application refer to the DLPC910 data sheet listed in *Section 11.2.1*.




Figure 8-1. Typical High Speed DLP9000X (or DLP9000XUV) Application Schematic

Submit Document Feedback






Figure 8-2. Typical High Speed DLP6500 Application Schematic

## 8.2.1 Design Requirements

The DLPR910 is part of a multi-chipset solution, and it is required to be coupled with the DLPC910 controller for reliable operation of the DLP9000X and DLP9000XUV DMDs, or the DLP6500 family of DMDs. For more information, refer to the DLPC910 datasheet listed in *Section 11.2.1*.



## 9 Power Supply Recommendations

The DLPR910 uses two power supply rails as shown in Table 9-1.

Table 9-1. DLPR910 Power Supply Rails

SUPPLY	POWER PINS	COMMENTS		
1.8 V	$V_{CCINT1}, V_{CCINT2}$ , and $V_{CCINT3}$	All V <sub>CCINT</sub> pins must be connected with a 0.1-μF and 0.047-μF decoupling capacitor to GND.		
3.3 V	$V_{CCO1}, V_{CCO2}, V_{CCO3}, V_{CCO4}, and V_{CCJ}$	All $V_{CCO}$ and $V_{CCJ}$ pins must be connected with a 0.1- $\mu F$ and a 0.047- $\mu F$ decoupling capacitor to GND.		

## 10 Layout

## 10.1 Layout Guidelines

The DLPR910 is part of a multi-chipset solution. It is required to be used with the DLPC910 Controller to provide reliable control of any attached DMDs. These guidelines are targeted at designing a PCB board with the DLPR910.

Product Folder Links: DLPR910

## 11 Device and Documentation Support

## 11.1 Device Support

## 11.1.1 Device Compatibility

TI PART NUMBER <sup>(1)</sup>	UMBER <sup>(1)</sup> DLP9000XFLS DLP9000XBFLS DLP9000XUVFLS		DLP6500FYE DLP6500FLQ	DLP6500BFYE DLP6500BFLQ	
DLPR910YVA	Compatible	Not Compatible	Not Compatible	Compatible	Not Compatible
DLPR910AYVA	DLPR910AYVA Compatible		Compatible	Compatible	Compatible

<sup>(1)</sup> Refer to each individual DMD datasheet under Device and Documentation Support to determine location and revision of the DMD.

### 11.1.2 Device Nomenclature

**Table 11-1. Part Number Description** 

TI PART NUMBER	DESCRIPTION	REFERENCE NUMBER		
DLPR910AYVA	DLPR910A Configuration PROM	2514595-0002		

## 11.1.3 Device Markings




Figure 11-1. DLPR910 Device Markings

Where XXXXXXXXXXX is the reference number located in Table 11-1.



### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- DLPC910 datasheet (DLPS064)
- DLP9000(X) datasheet (DLPS036)
- DLP9000XUV datasheet (DLPS158)
- DLP6500 Type A datasheet (DLPS040)
- DLP6500 S600 datasheet (DLPS053)
- XCF16P data sheet (www.xilinx.com)

## 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Xilinx® is a registered trademark of Xilinx, Inc.

All trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.

Submit Document Feedback



### 12.1 Package Option Addendum

### 12.1.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking <sup>(4) (5)</sup>
DLPR910AYVA	ACTIVE	DSBGA	YVA	48	1	Call TI	Call TI	Level-3-260C-168 HRS	-40 to 85	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

## YVA (R-XBGA-N48)

## DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.
  - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
  - E. Reference Product Data Sheet for array population. 6 x 8 matrix pattern is shown for illustration only.
  - F. This package contains Pb—free balls.

NanoFree is a trademark of Texas Instruments.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated